




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : H01L 31/0328, 27/10, 23/48		A1	(11) International Publication Number: WO 97/18591
			(43) International Publication Date: 22 May 1997 (22.05.97)
(21) International Application Number: PCT/US96/17984		(81) Designated States: JP, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).	
(22) International Filing Date: 4 November 1996 (04.11.96)		Published <i>With international search report.</i>	
(30) Priority Data: 08/557,474 14 November 1995 (14.11.95) US			
(71)(72) Applicant and Inventor: GHEEWALA, Tushar, R. [US/US]; 501 Castano Corte, Los Altos, CA 94022 (US).			
(74) Agents: ALLEN, Kenneth, R. et al.; Townsend and Townsend and Crew L.L.P., 8th floor, Two Embarcadero Center, San Francisco, CA 94111-3834 (US).			

(54) Title: INTEGRATED CIRCUIT CELL ARCHITECTURE AND ROUTING SCHEME



(57) Abstract

A CMOS cell architecture and routing technique is optimized for three or more interconnect layer cell based integrated circuits such as gate arrays. First (51) and second (52) layer interconnect lines are disposed in parallel and are used as both global interconnect lines and interconnect lines internal to the cells. Third layer interconnect lines (53) extend transverse to the first two layer interconnects and can freely cross over the cells. Non-rectangular diffusion regions, shared gate electrodes, judicious placement of substrate contact regions, and the provision for an additional small transistor for specific applications are among numerous novel layout techniques that yield various embodiments for a highly compact and flexible cell architecture. The overall result is significant reduction in the size of the basic cell, lower power dissipation, reduced wire trace impedance, and reduced noise.

AL

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	United Kingdom	MW	Malawi
AT	Austria	GE	Georgia	MX	Mexico
AU	Australia	GN	Guinea	NE	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	HU	Hungary	NO	Norway
BF	Burkina Faso	IE	Ireland	NZ	New Zealand
BG	Bulgaria	IT	Italy	PL	Poland
BJ	Benin	JP	Japan	PT	Portugal
BR	Brazil	KE	Kenya	RO	Romania
BY	Belarus	KG	Kyrgyzstan	RU	Russian Federation
CA	Canada	KP	Democratic People's Republic of Korea	SD	Sudan
CF	Central African Republic	KR	Republic of Korea	SE	Sweden
CG	Congo	KZ	Kazakhstan	SG	Singapore
CH	Switzerland	LI	Liechtenstein	SI	Slovenia
CI	Côte d'Ivoire	LK	Sri Lanka	SK	Slovakia
CM	Cameroon	LR	Liberia	SN	Senegal
CN	China	LT	Lithuania	SZ	Swaziland
CS	Czechoslovakia	LU	Luxembourg	TD	Chad
CZ	Czech Republic	LV	Latvia	TG	Togo
DE	Germany	MC	Monaco	TJ	Tajikistan
DK	Denmark	MD	Republic of Moldova	TT	Trinidad and Tobago
EE	Estonia	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	UG	Uganda
FI	Finland	MN	Mongolia	US	United States of America
FR	France	MR	Mauritania	UZ	Uzbekistan
GA	Gabon			VN	Viet Nam

INTEGRATED CIRCUIT CELL ARCHITECTURE AND ROUTING SCHEME

5

BACKGROUND OF THE INVENTION

The present invention relates in general to cell based integrated circuits such as gate arrays, and in particular to an improved cell architecture and routing scheme for such circuits.

Standard cell or gate array technology have been developed as quick-turn integrated circuit (IC) design methodologies in which pre-designed circuit units or cells (e.g., NAND and NOR gate, Flip-Flops, etc.) are wired together to rapidly implement a new IC functionality. The pre-designed circuit elements are called macro cells which are made by interconnecting basic cells. The design and characteristics of the macro cells typically do not change from one design to the next. It is how these macro cells are interconnected that varies depending on the functionality being implemented.

The interconnect layers in gate arrays perform two functions: they connect basic cells to form macro cells, and, they interconnect macro cells using global routes to implement the desired IC function. A balanced allocation of routing resources is necessary between the need to minimize the area occupied by macro cells and the need to provide sufficient global routing resources to interconnect the maximum number of macro cells on an IC.

The present gate array technology has evolved from two levels of interconnect. The two levels of routing resources have typically been used in orthogonal directions to achieve the highest circuit density. The first and second level routing resources are generally called M1 and M2 respectively. Figure 1 shows a two level routing scheme according to prior art where M1 tracks 11 are used to route horizontal X direction, and M2 tracks 12 are used in the vertical Y direction. As the technology evolved to three or

more levels of interconnect layer, the orthogonality of neighboring levels has been maintained in the prior art. So the third layer M3 is routed in the X direction, parallel to M1 and orthogonal to M2, etc.

5 The circuit functionality is obtained by interconnecting macro cells 13 which represent different logic functions such as NAND, NOR, Latch, etc. The macro cells 13 are designed to use as much internal M1 routing 14 as possible with occasional use of internal M2 tracks 15, when M1 alone is 10 not sufficient. This arrangement allows many of the M2 global routes 12 to cross over macro cells 13 as shown in Figure 1. Global M1 tracks 11 in general can not cross over macro cell so they have to be routed adjacent to the macro cells. A third interconnect layer M3 and subsequent interconnect layers 15 can cross over macro cells as long as the macro cells do not use those layers for internal routing. Therefore, the basic cells must be designed with the necessary number of M1 tracks required for internal routing of macro cells. For most frequently used CMOS gate array basic cells, a typical number 20 is about 12.

Furthermore, in the case where a third level of interconnect M3 is available, the prior art approach as shown in Figure 1 typically uses first and third interconnect layers M1 and M3 in parallel, while the second interconnect layer M2 is disposed orthogonal to them. In the prior schemes, the 25 second interconnect layer M2 is typically used for global routing, power distribution and routing internal to the macro cells. Therefore, there are less global routing tracks available in the M2 direction than M3, causing an imbalanced situation with respect to routing resources. In such cases, 30 the routability of the designs is limited by the M2 tracks.

Figure 2 shows a prior art basic cell from US patent 4,884,118 issued to Hui et al., and assigned to LSI Logic Corporation. The basic cell consists of a P-type diffusion region 21 and an N type diffusion region 22, gate electrodes 35 23, and contact regions 24 for contacting the transistor source/drain/gate terminals. The basic cell also contains regions 28 for contacting the P and N type substrate. Twelve

5 M1 tracks 25 and 29 are provided in the X direction for macro cell routing. Specific M1 tracks 29 are used to connect power supply voltages Vdd and Vss to the transistors. In the Y direction, three M2 tracks 26 are provided for global routing and an additional track 27 for further power supply connection. Track 27 is shared between two adjacent basic cells.

10 A 2-input NAND gate can be formed from a single basic cell as shown in Figure 3. First layer tracks 32 and 33 connect Vdd and Vss to the 2-input NAND macro cell. First layer 34 is used to connect two P-type transistor to one N-type transistor. Connections 31 are used to connect the gate electrodes. Vdd and Vss also contact to the substrate via contacts 35. The inputs and output of the 2-input NAND are 15 interconnected to other gates using global routes.

20 Larger functions such as a 4-input NAND gate or a D-Flip-flop require more than one basic cell. An example of a large macro cell 41 containing six basic cells is shown in Figure 4. All of the basic cells are arranged in the X direction. First level M1 layer is used to interconnect basic cells in both X, as well as Y directions within the macro cell 41. Therefore, first level global routes 44 can be placed only outside of the macro cell. However, second layer internal tracks 43 are used only sparingly inside a macro cell 25 and that also only in the vertical direction. Thus, many of the second layer global routes are free to run through the macro cell in places where there is no second layer blockage, such as tracks 46.

30 In the above example about ten M1 interconnect tracks are required in the X direction to form a complex macro cell. In addition to the macro cell interconnect resources, additional routing resources (two M1 tracks) are required to distribute power (Vdd) and ground (Vss) to the basic cells. Thus, a total of 12 routing tracks are required, which determines one of the dimensions of the basic cell. In the other direction, at least three tracks are required to contact the source/drain of the two transistor pairs. In addition, 35 one vertical track is required to connect power/ground to the

5

silicon substrate which is shared between a pair of adjacent basic cells. Thus, the overall basic cell is made large enough to allow twelve tracks in X direction and three and a half tracks in Y direction. In this example, it is not possible to make the cell dimensions smaller without significant loss in the macro cell routability.

10

The large vertical size of the cell results in larger transistors (about four tracks high). This translates to more power consumption per basic cell, and higher load capacitances that slow down the circuits.

15

Several variations to the above basic cell have been proposed. For example, the horizontal power and ground routes can be shared between adjacent rows of basic cells to reduce the number of horizontal tracks from twelve to eleven. Also, by placing the substrate contact outside the basic cell and under the shared power and ground tracks, the cell width is reduced from 3.5 to 3. However, the cell is still eleven tracks high and has higher resistance in series with the power supply.

20

In an another variation disclosed in US patent 5,079,614 issued to M. Khatkhotan and assigned to S-MOS Systems inc., the gate electrodes are interleaved with respect to the diffusion regions to achieve better routability.

25

However, the basic cell in this case is still over ten tracks by nine tracks, or ninety grid points. In a publication by Y. Okuno et al titled, "0.8um 1.4 million transistor CMOS SOG based on column macro cell", the authors disclose a novel basic cell and routing approach where the direction of first layer routes is made parallel to the gate electrodes, as opposed to perpendicular as in other prior art. The result is claimed to provide better global routing. The basic cell size, however, is 11 x 9 tracks, or 121 grid points.

30

Other prior art patents and publications such as US patent number 4,884,115 have disclosed basic cells in which additional small transistors are included to optimize implementation of static random access memory (SRAM) cells. These cells are significantly larger than the four transistor basic cell of Figure 2. Similarly, inclusion of a bipolar

35

transistor in addition to CMOS transistors is disclosed in US patent 5,072,285 issued to Ueda et al. Such basic cell allows formation of BiCMOS macro cells comprising of both CMOS and bipolar transistors. These BiCMOS cells again are significantly larger than pure CMOS basic cells.

In U.S. patent number 5,289,021 issued to El Gamal, and assigned to SiArc Inc., three different sized transistors of P and N type are included in the basic cell. Such a cell allows more efficient design of certain large macro cells such as D flip-flop or latch. The basic cell in this case is about 11 tracks by 11 tracks, or 121 grid points. The large basic cell takes up more area and reduces the granularity of the cell placement on the IC.

All of the above prior art is based on orthogonal arrangement of first and second level tracks. This avoids the blockage of second level tracks that run orthogonal to the macro cells. Since only first level tracks are used for horizontal routing of macro cells, the basic cell must provide eleven to twelve tracks in the horizontal direction, resulting in a large basic cell.

There is a need for more compact cell architectures and more flexible routing schemes in cell based circuits.

SUMMARY OF THE INVENTION

The present invention provides more compact and flexible cell architecture with improved routability for gate array and standard cell design applications. The novel cell employs a new diffusion and gate contact arrangement to reduce cell dimensions. The invention also discloses a novel routing scheme to provide sufficient routing resources necessary to design more complex macro cells more efficiently.

The diffusion and gate contact arrangement according to the present invention employs a non-rectangular diffusion shape in which certain contacts for the gate electrodes in the basic cell are positioned along the same axis as the source/drain diffusion contacts. This approach reduces the number of routing tracks and hence the cell size, while providing sufficient contact regions. The non-rectangular

diffusion shape also makes it possible to include an additional small transistor in the basic cell without incurring significant additional area. This additional transistor allows an efficient implementation of memory cells.

5 This invention further offers a novel routing scheme in which the first two interconnect layers run in the same direction to meet the routing requirements of macro cells while a third interconnect layer runs transverse to the first two interconnect layers. The result is a family of macro cells which is at least two track widths smaller than conventional cells. The further result is lower manufacturing cost, reduced width of the transistor, reduced device load capacitance and lower power dissipation.

10 Other objects and attainments together with a fuller understanding of the invention will become apparent and appreciated by referring to the following description and claims taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

15 FIG 1. shows the routing scheme used by prior art gate array and standard cell designs;

20 FIG. 2 a prior art basic cell having a pair of P-type and N-type CMOS transistors;

25 FIG. 3 shows the interconnection scheme to create a 2-input NAND macro cell from the basic cell of Figure 2;

Fig. 4 shows a prior art example of the design and placement of a complex macro cell;

30 FIG. 5 shows an exemplary cell layout illustrating the routing scheme according to this invention;

35 FIG. 6 shows one exemplary embodiment for a basic cell according to this invention;

FIG. 7 shows an exemplary interconnection scheme for a 2-input NAND gate using the basic cell and routing scheme of the present invention;

35 FIG. 8 shows an exemplary interconnection scheme for a D flip-flop using the basic cell and routing scheme of the present invention;

Fig. 9 shows another exemplary embodiment of the basic cell according to the principals of this invention wherein a small transistor is added to facilitate memory cell implementation;

5 Fig. 10 shows a static random access memory (RAM) cell implemented using the basic cell shown in Fig. 9;

Fig. 11 is another embodiment of the basic cell according to this invention which has two tracks between P-type and N-type transistors to allow more relaxed design rule;

10 Fig. 12 shows parallel connection of M1 and M2 in selected places to lower wire resistance in power supply lines and long signal lines according to the principals of this invention; and

15 Fig. 13 shows an exemplary preferred power distribution arrangement according to this invention which reduces series resistance by 50%

DESCRIPTION OF SPECIFIC EMBODIMENTS

20 Referring to Figure 5, here is shown an exemplary cell architecture and routing scheme according to this invention. Global routing tracks 51 and 52 in interconnect levels M1 and M2, respectively, extend along the same direction, with M2 tracks above M1 tracks. Although the track pitches for M2 and M1 are shown to be the same in Figure 5 for convenience, they could be different. Macro cells 54 are formed using horizontal tracks in both M1 and M2 layers to interconnect basic cells. M1 tracks are also used for vertical interconnects within basic cells.

25 Interconnect level three (M3) tracks 53 run orthogonal to M1 and M2 tracks and can cross over macro cells in any place, since M3 tracks are generally not used internally to construct macro cells. Second layer (M2) global tracks 56 and 57 are also allowed to run over macro cells 54, but only in places where they are not blocked by internal M2 tracks 55 used in constructing the macro cells. In the current invention, by combining M2 and M1 tracks in one direction and using M3 in the other direction, the number of available tracks in the two directions is better balanced.

The routing within the macro cell 54-1 also includes first layer M1 for horizontal as well as vertical interconnections. However, since M2 global tracks are parallel to M1, it is possible to use M2 tracks 55 for horizontal connections between basic cells to form a complex macro cell. In the prior art, M2 could not be used for horizontal interconnections inside the macro cell. Since both M1 and M2 can be used for horizontal routing inside the basic cell of the present invention, it is possible to reduce the height of the basic cell from 11 tracks to 9 tracks; this results in over 20 percent reduction in the basic cell size.

Taking advantage of the increased number of horizontal routing tracks, the basic cell provides adequate connections between the source, drain and gate terminals and the routing tracks. This is best illustrated by the exemplary implementation of a basic cell shown in Figure 6. P-type and N-type active diffusion regions 66 and 67 have been layed out with non-rectangular outlines to allow for a compact design. The basic cell in Figure 6 has only nine M1 horizontal tracks 61 and 62, out of which seven tracks 61 are generally used for macro cell routing and the remaining two tracks 62 are used to carry power supplies Vdd and Vss. Substrate contacts 63 for P-type and N-type substrate are placed in diagonal corners under the power tracks. The substrates can thus connect to power supply tracks without using up additional routing tracks. The gate electrodes 64 are shared between PMOS and NMOS transistors to eliminate the routing track required to connect them together (see track 31 in Fig. 3). Each gate electrode has two places where it can be connected to M1 tracks. Source/drain contacts share the same horizontal tracks as gate and substrate contacts to minimize the height of the basic cell. In this example, there are three vertical M3 tracks 65 per basic cell.

A 2-input NAND gate implementation using the basic cell of Figure 6 is shown in Figure 7. Nodes A and B are the two inputs, and node Z is the output of the 2-input NAND gate. First layer (M1) route 70 and 71 are used to interconnect two PMOS and one NMOS transistors to form the output Z. Vdd and

V_{SS} connect to the source terminals of the transistors through contacts 73, and the substrate through contacts 72. Because of the reduced amount of routing required, M2 tracks are not used in 2-NAND and are all available for global routing.

One additional advantage of the present invention is that the three input/output terminals (A,B and Z) of the 2-NAND cell can be accessed by seven different M2 tracks. In the prior art shown in Fig. 3, only three M2 tracks are available to access the three cell terminals. The increased access allows more flexibility in global routing and hence increased routability.

In Figure 8, implementation of a D-type flip-flop using the teachings of the present invention is shown. D and CK are data and clock inputs respectively and Q and QN are true and complementary outputs of the flip-flop. The flip-flop occupies six basic cells and requires two M2 tracks 88 in addition to M1 tracks 87 to interconnect them. Interconnect layer two (M2) is connected to interconnect layer one (M2) tracks through via contacts 89. Although M2 tracks are placed above M1 tracks in real devices, the order is reversed in Figure 8 for clarity. The positive power supply Vdd track 84 connects to P-channel transistors through contact 85 and to substrate through contacts 86. The negative power supply V_{SS} track 81 connects to N-channel transistors through contacts 82 and to substrate through contacts 83. This implementation of the D-type flip-flop is over 25% smaller than prior art.

Figure 9 shows another exemplary embodiment for a basic cell according to this invention. In this case, the P-type active region diffusion 90 is extended to create an additional small P channel transistor 91/92 controlled by gate electrode 93. A similar modification to the N-type active diffusion 94 can also provide an additional small N channel transistor. The inclusion of the additional transistor does not increase the number of tracks in the basic cell. The small P channel transistor is useful in implementing Static RAM (SRAM) cells as shown in Figure 10. Referring to Figure 10, the small P channel transistors 101 and 102 are used as load devices to the cross-coupled inverters 104 and 105. The

WO 97/18591

SRAM cell is addressed by Word Line (WL) 106 and outputs are available on nodes 107 and 108. Without the small transistor, the load device will have to be made from series connection of two large P channel transistors, resulting in a 50 percent larger and slower memory cell.

Figure 11 shows an alternate implementation of the basic cell. In this case, two horizontal tracks 111 and 112 are placed between P-type and N-type active regions 113 and 114, respectively. The result is a 10 track by 3 track cell with relaxed demands on the design rules.

One additional advantage of the current invention is shown in Figure 12, where parallel connection of M1, 122 and M2, 121 tracks is used to reduce wire resistance in critical lines. Wire resistance is a significant contributor to delay in long signal lines. Additionally, series resistance in power tracks can slow down switching speeds and reduce noise margin. In such cases, or in instances where unused M1 or M2 tracks are available, the two metal tracks can be connected together to reduce series resistance. This parallel connection of tracks from two different levels can be done in the present invention without blocking other routing tracks. In the prior art, parallel connection is not possible without significant blockage of routing tracks. In the prior art, if M2 is used to parallel connect to M1, typically all the M2 tracks that run orthogonal to the length of connection will be blocked. On the other hand, if M3 is used to parallel connect to M1, M2 tracks must be used to provide connections between M1 and M3, thus blocking those M2 tracks.

In Figure 13, an innovative power supply connection scheme for the basic cells disclosed in this invention is shown. Two rows of basic cells 138 and 139 are shown, one above the other. However, the top row 138 is inverted in relation to the bottom row 139 such that the P-type (N-type) transistors 136, 137 in each group are adjacent to each other. In the next rows, NMOS transistors 134 and 135 will be adjacent to other NMOS transistors. The prior art power distribution scheme is shown on the left side, where two parallel tracks 131 are used to distribute power to the two

cells, each with a resistance R. In the present invention, the two power tracks are replaced by a single track 132 that is three tracks wide. This does not require additional area since it occupies the empty space between two tracks. The 5 wider track effectively reduces the series resistance of the power supply to each basic cell by 50%.

While this invention has been described in conjunction with several specific embodiments, it is evident to those skilled in the art that many alternatives, 10 modifications and variations will be apparent in light of the foregoing descriptions. Specifically, although the invention has been described with reference to gate arrays, it is fairly straight forward to apply the routing methodology and cell structure to standard cell and general cell based design 15 methodologies. Thus, the invention described herein is intended to embrace all such alternatives, modifications, applications and variations as fall within the spirit and scope of the appended claims.

WO 97/18591

WHAT IS CLAIMED IS:

1. A circuit layout architecture for integrated
2 circuits using cells comprising:
3 a plurality of substantially rectangular basic cells
4 disposed in rows along a first direction, each one of said
5 basic cells including a P-type diffusion region and an N-type
6 diffusion region for transistor source and drain terminals, at
7 least a first gate electrode region for transistor gate
8 terminals, said at least first gate electrode region bridging
9 between said P-type diffusion regions and said N-type
10 diffusion regions in a second direction transverse to said
11 first direction, and contact regions for making electrical
12 contact to said diffusion regions and said gate electrode
13 region;
14 wherein a macro cell is formed by interconnecting
15 adjacent basic cells and wherein interconnections internal to
16 said macro cell are made using interconnect lines from a first
17 conductive layer and a second conductive layer;
18 wherein input/output terminals of a plurality of
19 said macro cells are selectively coupled together via first,
20 second and third groups of global interconnect lines;
21 said first group of global interconnect lines being
22 formed from said first conductive layer and disposed along
23 said first direction;
24 said second group of global interconnect lines being
25 formed from said second conductive layer above said first
26 conductive layer, and disposed along said first direction; and
27 said third group of global interconnect lines being
28 formed from a third conductive layer above said second
29 conductive layer, and disposed transverse to said first
30 direction along said second direction.
1. The circuit layout architecture of claim 1,
2 wherein adjacent ones of said rows alternately mirror one
3 another.

1 3. The circuit layout architecture of claim 1,
2 wherein an orthogonal power grid for supplying power and
3 ground to said macro cells is formed from said first
4 conductive layer interconnect lines along said first direction
5 and from said third conductive layer interconnect lines along
6 said second direction, and wherein said second conductive
7 layer couples between selected regions of said first
8 conductive layer.

1 4. The circuit layout architecture of claim 1,
2 wherein said p-type diffusion region and said n-type
3 diffusion region are laid out in a non-rectangular shape.

1 5. The circuit layout architecture of claim 4,
2 wherein each of said plurality of basic cells comprises said
3 first gate electrode region having a first electrode and a
4 second gate electrode region having a second electrode, said
5 first gate electrode having a first end and a opposing second
6 end, said first end at a contact region at an indentation in
7 said P-type active diffusion region, said second end having no
8 contact region adjacent said N-type active diffusion region,
9 said first gate electrode having contact at an intermediate
10 contact region, and said second gate electrode having a third
11 end and an opposing fourth end, said third end at a contact
12 region at an indentation in said N-type active diffusion
13 region, said fourth end having no contact region adjacent said
14 P-type active diffusion region, said second gate electrode
15 having contact at an intermediate contact region, each one of
16 which is shared between said P-type active diffusion region
17 and said N-type active diffusion region.

1 6. The circuit layout architecture of claim 1,
2 wherein each of said plurality of rectangular basic cells has
3 first and second substrate contact regions disposed in
4 corners.

WO 97/18591

14

1 7. The circuit layout architecture of claim 5,
2 wherein each of said plurality of basic cells comprises
3 contact regions for source and drain contacts disposed along a
4 common axis with said first end contact region and said third
5 end contact region for gate electrodes in said first
6 direction.

1 8. The circuit layout architecture of claim 6,
2 wherein each of said plurality of basic cells comprises at
3 least one contact region for source and drain contacts
4 disposed along a common axis with substrate contact regions in
5 said first direction.

1 9. The circuit layout architecture of claim 1,
2 wherein said substantially rectangular basic cell has a first
3 dimension along said second direction accessible by a group of
4 not more than ten global interconnect lines of said first
5 conductive layer.

1 10. The circuit layout architecture of claim 9,
2 wherein said substantially rectangular basic cell has a second
3 dimension in said first direction accessible by no more than
4 four global interconnect lines of said third conductive layer.

1 11. The circuit layout architecture of claim 5,
2 wherein said first and second gate electrode regions form a
3 first and second transistors in each one of said first P-type
4 diffusion region and said N-type diffusion region, and wherein
5 said P-type diffusion region extends to form a PMOS
6 transistor.

1 12. The circuit layout architecture of claim 11,
2 wherein said N-type diffusion region extends to define an NMOS
3 transistor.

1 13. The circuit layout architecture of claim 6,
2 wherein said substrate contact regions are shared between
3 selected ones of said basic cells which are disposed adjacent
4 to each other in said second direction.

1 14. The circuit layout architecture of claim 1,
2 wherein a first interconnect line from said first conductive
3 layer makes contact to an interconnect line from said second
4 conductive layer immediately above said first interconnect
5 line forming a double-layer parallel interconnect line to
6 reduce resistance.

1 15. The circuit layout architecture of claim 6,
2 wherein a first group of said plurality of basic cells is
3 disposed adjacent to each other to form a first row of basic
4 cells, and a second group of said plurality of basic cells is
5 disposed adjacent to each other to form a second row of basic
6 cells;

7 wherein said first row is disposed above said second
8 row such that a P-type diffusion region in a basic cell within
9 said first row is placed laterally adjacent to a P-type
10 diffusion region in a basic cell within said second row; and

11 wherein an interconnect line from said first layer
12 at least twice the minimum width of an interconnect line from
13 said first layer extends in the first direction over said
14 substrate contact regions in basic cells of both said first
15 and second rows.

1 16. The circuit layout architecture of claim 3,
2 wherein said second conductive layer couples interconnect
3 lines of said first conductive layer to interconnect lines of
4 said third conductive layer.

1 17. The circuit layout architecture of claim 1,
2 wherein said second group of global interconnect lines couples
3 to said input/output terminals only along said first
4 direction.

WO 97/18591

16

1 18. A basic cell for arrangement in rows for use in
2 an integrated circuit using cells comprising:
3 a P-type active diffusion region having a non-
4 rectangular outline;
5 an N-type active diffusion region having a non-
6 rectangular outline;
7 a first gate electrode extending across said P-type
8 and N-type active diffusion regions in a first direction
9 separating source contact regions and drain contact regions of
10 a first PMOS transistor and separating source contact regions
11 and drain contact regions of a first NMOS transistor,
12 respectively;
13 a second gate electrode extending across said P-type
14 and N-type active diffusion regions in said first direction
15 separating source contact regions and drain contact regions of
16 a second PMOS transistor and separating source contact regions
17 and drain contact regions of a second NMOS transistor,
18 respectively, said first gate electrode having a first end and
19 a opposing second end, said first end at a contact region at
20 an indentation in said P-type active diffusion region, said
21 second end having no contact region adjacent said N-type
22 active diffusion region, said first gate electrode having
23 contact at an intermediate contact region, and said second
24 gate electrode having a third end and an opposing fourth end,
25 said third end at a contact region at an indentation in said
26 N-type active diffusion region, said fourth end having no
27 contact region adjacent said P-type active diffusion region,
28 said second gate electrode having contact at an intermediate
29 contact region.

1 19. The basic cell of claim 18 further comprising:
2 a substrate contact region and first active
3 diffusion contact region,
4 wherein an overall shape of the cell is
5 substantially defined by a rectangle with a first dimension
6 along said first direction and a second dimension along a
7 second direction, and

8 wherein said substrate contact region is disposed
9 along the same axis as said first active diffusion contact
10 region in said second direction, and said gate electrode
11 contact region is disposed along the same axis as said
12 substrate contact region in said second direction.

1 20. The basic cell of claim 19 wherein said
2 substrate contact region further comprises a first substrate
3 contact region and a second substrate contact region each
4 disposed in corners of said rectangle.

1 21. The basic cell of claim 20 wherein a length of
2 said first dimension is substantially defined by nine second-
3 layer interconnect lines extending in parallel in said second
4 direction, and a length of said second dimension is
5 substantially defined by three third-layer interconnect lines
6 extending in said first direction.

1 22. The basic cell of claim 18, wherein first metal
2 interconnect lines are made from a first conductive layer and
3 are disposed in a second direction transverse to said first
4 direction and wherein second metal interconnect lines are made
5 from a second conductive layer over said first conductive
6 layer in said second direction, and wherein third interconnect
7 lines are made from a third conductive layer over said second
8 conductive layer and are disposed in said first direction.

1 23. The basic cell of claim 18, wherein, in said
2 first direction, each said P-type active diffusion region
3 comprises at least four active diffusion contact regions in a
4 central section, two active diffusion contact regions in a
5 first lateral region separated by said first gate electrode,
6 and at least three active diffusion contact regions in a
7 second lateral region separated by said second gate electrode.

WO 97/18591

24. A method of designing an integrated circuit

1 using cells comprising:

2 providing a plurality of substantially rectangular
3 basic cells disposed in rows along a first direction, each one
4 of said basic cells including a P-type diffusion region and an
5 N-type diffusion region for transistor source and drain
6 terminals, at least a first gate electrode region for
7 transistor gate terminals, said at least first gate electrode
8 region bridging between said P-type diffusion regions and said
9 N-type diffusion regions in a second direction transverse to
10 said first direction, and contact regions for making
11 electrical contact to said diffusion regions and said gate
12 electrode region;13 forming a macro cell by interconnecting adjacent
14 basic cells and wherein interconnections internal to said
15 macro cell are made using interconnect lines from a first
16 conductive layer and a second conductive layer;17 selectively coupling input/output terminals of a
18 plurality of said macro cells together via first, second and
19 third groups of global interconnect lines;20 forming said first group of global interconnect
21 lines from said first conductive layer and disposed along said
22 first direction;23 forming said second group of global interconnect
24 lines from said second conductive layer above said first
25 conductive layer, and disposed along said first direction; and26 forming said third group of global interconnect
27 lines from a third conductive layer above said second
28 conductive layer, and disposed transverse to said first
29 direction along said second direction.30
25. A circuit layout architecture for an integrated
1 circuit using cells, said circuit layout architecture
2 comprising:3 a cell having a first pair of PMOS and NMOS
4 transistors and a second pair of PMOS and NMOS transistors,
5 said first and second pairs placed adjacent to each other in a
6 first direction and each transistor having a gate electrode
7

8 extended substantially in a second direction, said second
9 direction being substantially perpendicular to said first
10 direction;

11 a first interconnect line made from a first
12 conductive layer for making interconnections inside said cell
13 in said first and said second direction;

14 a second interconnect line made from a second
15 conductive layer above said first conductive layer and
16 separated from said first conductive layer by an insulating
17 layer, said second interconnect line for making
18 interconnections internal and external to said cell in said
19 first direction.

1 26. The circuit layout architecture according to
2 claim 25 wherein said cell has a substantially rectangular
3 shape with a first dimension along said first direction
4 defined by a maximum of three contact regions, and a second
5 dimension along said second direction defined by a maximum of
6 nine contact regions.

1 27. The circuit layout architecture of claim 26
2 wherein said cell with substantially rectangular shape further
3 comprises first and second substrate contact regions disposed
4 in corners.

1 28. A method of designing an integrated circuit
2 layout using cells, comprising the steps of:

3 (a) forming a cell by laying out a first pair of
4 PMOS and NMOS transistors adjacent to a second pair of PMOS
5 and NMOS transistors in a first direction, each of said
6 transistors having a gate electrode being extended
7 substantially in a second direction, said second direction
8 being substantially perpendicular to said first direction;

9 (b) making interconnections internal to said cell
10 with a first interconnect line made from a first conductive
11 layer, said first interconnect line being used in said first
12 direction and said second direction, and

WO 97/18591

13
14
15
16
17
18

(c) making interconnections internal and external to said cell with a second interconnect line made from a second conductive layer above said first conductive layer, and separated from said first conductive layer by an insulating layer, said second interconnect line being used in said second direction.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30

29. An integrated circuit using cells comprising:
a first group of global interconnect lines made from a first conductive layer and disposed along a first direction;
a second group of global interconnect lines made from a second conductive layer above said first conductive layer, and disposed along said first direction;
a third group of global interconnect lines made from a third conductive layer above said second conductive layer, and disposed along a second direction substantially different than said first direction; and
a plurality of basic cells, each one including diffusion regions for transistor source and drain terminals, gate electrode regions for transistor gate terminals, and contact regions for making electrical contact to said diffusion and gate electrode regions,
wherein, a macro cell is made by interconnecting adjacent basic cells, and interconnections internal to a macro cell are made using interconnect lines from said first and second conductive layers, and
wherein, said plurality of macro cells are selectively coupled together via said first, second and third group of global interconnect lines,
wherein each one of said plurality of basic cells comprises a first diffusion region of a first type and a second diffusion region of a second type, and wherein said first and second diffusion regions are laid out in a non-rectangular shape,
wherein each of said plurality of basic cells comprises a first and second gate electrode regions, each one of which is shared between a transistor made in said first

31 diffusion region and a transistor made in said second
32 diffusion region,

33 wherein each of said plurality of basic cells has a
34 substantially rectangular shape with a first and second
35 substrate contact regions disposed in corners, and

36 wherein said substantially rectangular shape of each
37 of said plurality of basic cells has a first dimension defined
38 by a maximum of nine interconnect lines made from said first
39 conductive layer disposed in parallel in said first direction,
40 and a second dimension defined by at least three interconnect
41 lines made from said third conductive layer disposed in
42 parallel in said second direction.

1 30. The integrated circuit of claim 29, wherein
2 said first dimension is made larger to add at least a tenth
3 interconnect line to form at least ten interconnect lines made
4 from said first conductive layer and disposed in said first
5 direction, said first and second diffusion regions being
6 separated by a minimum width of two of said at least ten
7 interconnect lines.

1 31. The circuit layout architecture of claim 29
2 wherein said cell with substantially rectangular shape further
3 comprises first and second substrate contact regions disposed
4 in corners.

1 32. The circuit layout architecture of claim 31
2 wherein said cell comprises three columns of contact regions
3 extending along said first direction, and wherein contact
4 regions from a first and a third column are used to connect to
5 gate electrodes for said PMOS and NMOS transistors.

1 33. A circuit block for use in an integrated
2 circuit constructed of circuit blocks comprising:

3 a P-type diffusion region and an N-type diffusion
4 region for transistor source and drain terminals oriented in
5 parallel along a first direction, at least a first gate
6 electrode region for transistor gate terminals, said at least

WO 97/18591

7 first gate electrode region bridging between said P-type
8 diffusion regions and said N-type diffusion regions in a
9 second direction transverse to said first direction, and
10 contact regions for making electrical contact to said
11 diffusion regions and said gate electrode region;

12 wherein a macro cell is formed by interconnecting
13 adjacent transistors and wherein interconnections internal to
14 said macro cell are made using interconnect lines from a first
15 conductive layer;

16 wherein input/output terminals of a plurality of
17 said macro cells are selectively coupled together via first,
18 second and third groups of global interconnect lines;

19 said first group of global interconnect lines being
20 formed from said first conductive layer and disposed along
21 said first direction;

22 said second group of global interconnect lines being
23 formed from said second conductive layer above said first

24 conductive layer, and disposed along said first direction; and
25 said third group of global interconnect lines being

26 formed from a third conductive layer above said second
27 conductive layer, and disposed transverse to said first
28 direction along said second direction.

34. The cell of claim 33, wherein an orthogonal
1 power grid for supplying power and ground to said macro cells
2 is formed from said first conductive layer interconnect lines
3 along said first direction and from said third conductive
4 layer interconnect lines along said second direction, and
5 wherein said second conductive layer couples between selected
6 regions of said first conductive layer.

35. The cell of claim 34, wherein said p-type
1 diffusion region and said n-type diffusion region are laid out
2 in a non-rectangular shape.

36. The cell of claim 35, wherein said first gate
1 electrode region has a first electrode and a second gate
2 electrode region has a second electrode, said first gate
3 electrode region has a second electrode, said first gate

4 electrode has a first end and a opposing second end, said
5 first end at a contact region at an indentation in said P-type
6 active diffusion region, said second end having no contact
7 region adjacent said N-type active diffusion region, said
8 first gate electrode having contact at an intermediate contact
9 region, and said second gate electrode having a third end and
10 an opposing fourth end, said third end at a contact region at
11 an indentation in said N-type active diffusion region, said
12 fourth end having no contact region adjacent said P-type
13 active diffusion region, said second gate electrode having
14 contact at an intermediate contact region, each one of which
15 is shared between said P-type active diffusion region and said
16 N-type active diffusion region.

1 37. The cell of claim 33, further having first and
2 second substrate contact regions disposed in corners.

1 38. The cell of claim 37, wherein a first said cell
2 is disposed adjacent to another said cell to form a first
3 group of basic cells, and a second said cell is disposed
4 adjacent to still another said cell to form a second group of
5 basic cells;

6 wherein said first group is disposed above said
7 second group such that a P-type diffusion region in a basic
8 cell within said first group is placed laterally adjacent to a
9 P-type diffusion region in a basic cell within said second
10 group; and

11 wherein an interconnect line from said first layer
12 at least twice the minimum width of an interconnect line from
13 said first layer extends in the first direction over said
14 substrate contact regions in basic cells of both said first
15 and second groups.

WO 97/18591

1/11




Figure 1
(PRIOR ART)




Figure 2
(PRIOR ART)

2/11




Figure 3
(PRIOR ART)




Figure 4
(PRIOR ART)

WO 97/18591

3/11





Figure 5

4/11

**Figure 6**

WO 97/18591

5/1]




Figure 7




Figure 8




Figure 9

8/11




Figure 10

WO 97/18591

9/11




Figure 11

10/11




Figure 12

WO 97/18591

11/11




Figure 13

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US96/17984

A. CLASSIFICATION OF SUBJECT MATTER

IPC(6) :H01L 31/0328, 27/10, 23/48

US CL : 257/204, 211, 758

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 257/204, 211, 758

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)
APS, IMAGE

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 5,095,352 A(NODA et al) 10 March 1992, figure 5	1-3,14,16, 21
Y	US 5,309,015 A(KUWATA et al) 03 May 1994, figure 3	1-3,14,16, 21
Y,P	US 5,517,061 A(AZMANOV) 14 May 1996, figure 1	4,5,11,12, 22-26,31
Y	US 5,177,575 A(IKEDA) 05 January 1993, figure 4	6-9

Further documents are listed in the continuation of Box C.

See patent family annex.

- * Special categories of cited documents:
 - "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
 - "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
 - "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
 - "A" document member of the same patent family
- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document published on or after the international filing date
- "L" document which may throw doubt on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

Date of the actual completion of the international search

24 JANUARY 1997

Date of mailing of the international search report

05 MAR 1997

Name and mailing address of the ISA/US
Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20231

Faxsimile No. (703) 308-7723

Authorized officer

FETSUM ABRAHAM

Telephone No. (703) 305-3793

